We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

Left Right Clock

From SnesLab
Revision as of 03:06, 17 July 2023 by Xetheria (talk | contribs) (timing category)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
The left right clock is in region C4 of the jwdonal schematic

The Left Right Clock controls stereo processing. The rising and falling edges of this clock tell when processing for one stereo channel begins and the other stops. It is denoted LRCK, and connected to pin 13 of the 16-bit Stereo DAC and pin 43 of the Sony S-DSP sound chip.

In 2023, it was observed that this clock starts out slow and slowly speeds up as it gets warmer. [2]

References

  1. https://forums.nesdev.org/viewtopic.php?p=285045#p285045
  2. https://forums.nesdev.org/viewtopic.php?t=24610